Most Read Research Articles


Warning: Creating default object from empty value in /var/www/html/sandbox.ijcaonline.org/public_html/modules/mod_mostread/helper.php on line 79

Warning: Creating default object from empty value in /var/www/html/sandbox.ijcaonline.org/public_html/modules/mod_mostread/helper.php on line 79

Warning: Creating default object from empty value in /var/www/html/sandbox.ijcaonline.org/public_html/modules/mod_mostread/helper.php on line 79

Warning: Creating default object from empty value in /var/www/html/sandbox.ijcaonline.org/public_html/modules/mod_mostread/helper.php on line 79

Warning: Creating default object from empty value in /var/www/html/sandbox.ijcaonline.org/public_html/modules/mod_mostread/helper.php on line 79
Call for Paper - May 2015 Edition
IJCA solicits original research papers for the May 2015 Edition. Last date of manuscript submission is April 20, 2015. Read More

Hardware Implementation of Mix Column Step in AES

Print
PDF
IJCA Special Issue on Communication and Networks
© 2011 by IJCA Journal
comnetcn - Number 1
Year of Publication: 2011
Authors:
Pratap Kumar Dakua
Manoranjan Pradhan
Subba Rao Polamuri

Pratap Kumar Dakua, Manoranjan Pradhan and Subba Rao Polamuri. Article: Hardware Implementation of Mix Column Step in AES. IJCA Special Issue on Communication and Networks comnetcn(1):6-9, December 2011. Full text available. BibTeX

@article{key:article,
	author = {Pratap Kumar Dakua and Manoranjan Pradhan and Subba Rao Polamuri},
	title = {Article: Hardware Implementation of Mix Column Step in AES},
	journal = {IJCA Special Issue on Communication and Networks},
	year = {2011},
	volume = {comnetcn},
	number = {1},
	pages = {6-9},
	month = {December},
	note = {Full text available}
}

Abstract

This document gives the hardware implementation of Mix Column step in AES encryption process. The AES encryption process consists of several transformation steps such as byte substitution, shift rows, mix column and addition of round key operation step. There are two aspects to perform mix column step in AES is presented. The total operation is coded with VERILOG, synthesized and simulated using Xilinx ISE 10.1.

References

  • J.Daemen and V.Rijmen, “AES Proposal:Rijndael,” AES Algorithm Submission,September3,1999.
  • FIPS 197, “Advanced Encryption Standard (AES) “, November 26, 2001.
  • A. Kahate, Cryptography and Network Security, 2nd Edition, Tata Mc Graw Hill, 2008.
  • NIST: Specification for the Advanced Encryption Standard (AES). Technical Report FIPS PUB 197, National Institute of Standards and Technology (NIST) (2001.
  • B. Schneier, Applied Cryptography Second Edition, John Wiley & Sons, 1996
  • W. Stallings, Cryptogrphy and Network Security: Principles and Practices, 3rd edition, 2003
  • Tilborg, Henk C.A.van., Fundamentals of Cryptography: A Professional Reference and Interactive Tutorial, New York. Kluwer Academic publishers, 2002.