High Speed Radix-8 based MAC for 2D-Image Compression
T Kanagaraj and M Pradeepa. Article: High Speed Radix-8 based MAC for 2D-Image Compression. IJCA Proceedings on International Conference on Knowledge Collaboration in Engineering ICKCE:10-14, April 2014. Full text available. BibTeX
@article{key:article,
author = {T. Kanagaraj and M. Pradeepa},
title = {Article: High Speed Radix-8 based MAC for 2D-Image Compression},
journal = {IJCA Proceedings on International Conference on Knowledge Collaboration in Engineering},
year = {2014},
volume = {ICKCE},
pages = {10-14},
month = {April},
note = {Full text available}
}
Abstract
Field programmable gate arrays are ideally suited for the implementation of DCT based digital image compression. However, there are several issues that need to be solved. The Multiply-Accumulate Unit (MAC) is the main computational kernel in DSP and DIP architectures. The proposed MAC unit determines the power and the speed of the overall system; it always lies in the critical path. In this work, a fast and low power MAC Unit is proposed for 2D-DCT computation. The proposed architecture is based on modified booth radix-8 with merged MAC architectures to design a unit with a low critical path delay. The new architecture has reduces the hardware complexity of the summation network, it reduce the overall power. Increasing the speed of operation is achieved by feeding the bits of the accumulated operand into the summation tree before the final adder instead of going through the entire summation network. The FPGA implementation of the proposed booth radix-8 based MAC unit saves 64% of the area, to the regular MAC unit with conventional multiplier.
References
- S. Yu and E. E. S. ,Jr. , "DCT implementation with distributed arithmetic"IEEE Trans. Comput. , Vol. 50, No. 9, pp. 985–991, Sep. 2001.
- P. K. Meher, "Unified systolic-like architecture for DCT and DST using distributed arithmetic," IEEE TransCircuits Syst. I, Reg. Papers, Vol. 53, No. 12, pp. 2656–2663,Dec. 2006.
- L. D. Van and C. C. Yang, "Generalized low-error area- ef?cient ?xedwidth multipliers," IEEE Trans. Circuits Syst. I, Vol. 52, No. 8, pp. 1608– 1619, Aug. 2005.
- C. H. Chang and R. K. Satzoda, "A low error and high performance multiplexer-based truncated multiplier," IEEE Trans. VLSI Syst. , Vol. 18, No. 12, pp. 1767–1771, Dec. 2010.
- C. Lu, S. P. A. D. Booth, "A signed binary multiplication technique," Quarterly J. Mechan. Appl. Math. , Vol. 4, Part 2, 1951.
- Yuan-Ho Chen and Hsin-Chen Chiang "Modified Booth Encoding Radix-4 8-bit Multiplier" . 2012.
- Prasad, K,"Low-power 4-2 and 5-2 compressors" Vol. 1, pp. 129 – 133, Nov. 2001.
- Jongsun Park • Kaushik Roy "A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption", Springer Science Business Media, April 2008.
- Oscal T-C Chen, Sandy Wang, and Yi-Wen Wu (2003), 'Minimization of Switching Activities of Partial Products for Designing Low-Power Mutipliers', IEEE Transactions on Very Large Scale Integration (VLSI) systems, Vol. 11, No. 3.
- Prasad K (2001), 'A Low-Power 4-2 and 5-2 Compressors' Vol. 1, pp. 129 – 133.
- Ron S, Waters and Earl E (2010), 'A Reduced Complexity Wallace Multiplier Reduction', IEEE Transactions on Computers, Vol. 59, NO. 8, August 2010.
- Rizalafande Che Ismail , Hussin R (2006), 'High Performance Complex Number Multiplier Using Booth-Wallace Algorithm',IEEE International Conference on Semiconductor Electronics.
- Soojin Swati Malik and Sangeeta Dhall(2012), 'Implementation of MAC Unit Using Booth Multiplier & Ripple Carry Adder', International Journal of Applied Engineering Research, ISSN 0973- 4562 Vol. 7 No. 11.
- Sheen R, Wang S, Chen O T-C, and Ma R L (1999), 'Power Consumption of a 2's Complement Adder Minimized by Effective Dynamic Data Ranges', in Proc. IEEE Int. Symp. Circuits Syst. , Vol. I, pp. 266–269.
- Lakshmanan M, Othman M and Mohd. Ali M A (2002), 'High performance Parallel Multiplier Using Wallace-Booth Algorithm', proceedings ICSE 2002, IEEE International conference on Semiconductor Electronics.
- Liao Y, Roberts D (2002), 'A High Performance And Low Power 32-Bits Multiply Accumulate Unit With Single Instruction Multiple Data (SIMD) Feature', IEEE Journal of solid state circuits,Vol. 37,No. 7, pp. 926-931.
- Mottaghi-Dastjerdi M, Afzali-Kusha A and M (2008), 'BZ-FAD - A Low-Power Low-Area Multiplier Based On Shift-and-Add Architecture', IEEE Trans. on VLSI Systems.
- Meher P K(2006), 'Unified Systolic-Like Architecture For DCT and DST Using Distributed Arithmetic Technique', IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 53, No. 12, pp. 2656–2663.
- Mahant-Shetti S, Balsara P, and Lemonds C (1999), 'High Performance Low Power Array Multiplier Using Temporal Tiling', IEEE Trans. VLSI Syst. , Vol. 7, pp. 12.
- Elguibaly F (2008), 'A Fast Parallel Multiplier –Accumulator using Modified Booth Algorithm', IEEE Transaction on circuits and systems –II: Analog and Digital Processing Vol. 47, pp. 902-908.
- Farooqui A, Okolbdzija V (1998), 'General Data-path Organization of MAC Unit for VLSI Implementation', IEEE International symposium circuits and systems, pp. 260-263.