Design and Modeling of Schmitt Trigger-based Sub-Threshold 8T SRAM for Low Power Applications
|
10.5120/18257-9416 |
Mahipal Dargupally, T.vasudeva Reddy and Udary Gnaneshwara Chary. Article: Design and Modeling of Schmitt Trigger-based Sub-Threshold 8T SRAM for Low Power Applications. International Journal of Computer Applications 104(12):37-40, October 2014. Full text available. BibTeX
@article{key:article,
author = {Mahipal Dargupally and T.vasudeva Reddy and Udary Gnaneshwara Chary},
title = {Article: Design and Modeling of Schmitt Trigger-based Sub-Threshold 8T SRAM for Low Power Applications},
journal = {International Journal of Computer Applications},
year = {2014},
volume = {104},
number = {12},
pages = {37-40},
month = {October},
note = {Full text available}
}
Abstract
This paper presents the design of Schmitt trigger-based 8T SRAM Architecture for low power sub-threshold (or) near-threshold CMOS SRAM for power constrained Applications. Power Consumption, Power Dissipation and Leakage Power are the main factors in the IC Design. Memory unit is the primary block in design of any chip like Micro Processor and Micro Controller. As SRAMs comprise a significant percentage of the area and power for many digital chips and leakage can dominate total chip leakage. The proposed paper used to reduce the leakage power by using High-Vth nMOS as pull-down transistors for standard 6T SRAM. This paper demonstrates the Architecture Design and Analysis of 256bitcell 8T SRAM in 45nm technology. The design implementation and analysis is performed using 45nm CMOS technology in CADENCE IDE.
References
- Inventors: Ching-Te Chuang, Chien-Yu Hsieh, Ming-Long Fan, Pi-Ho Hu, Pin Su ''Schmitt Trigger-based FINFET SRAM cell'' Patent Publication number US20120014171.
- Rajani H. P. and Srimannarayan Kulkarni ''NOVEL SLEEP TRANSISTOR TECHNIQUES FOR LOW LEAKAGE POWER PERIPHERAL CIRCUITS'' International Journal of VLSI design & Communication Systems (VLSICS) Vol. 3, No. 4, August 2012.
- Mahipal Dargupally, T. Vasudeva Reddy "Sub-threshold SRAM bit cell topologies for ultra low power applications" International Journal of Scientific & Engineering Research, Volume 5, Issue 8,August-2014 ISSN 2229-5518.
- Wei-Bin Yang, Chi-Hsiung Wang, I-Ting Chuo, Huang-Hsuan Hsu" A 300 mV 10 MHz 4 kb 10T Sub-threshold SRAM for Ultralow-Power Application" 2012 IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS 2012) November 4-7, 2012.
- David J. Comer, Senior Member, IEEE, and Donald T. Comer "Operation of Analog MOS Circuits in the Weak or Moderate Inversion Region" IEEE TRANSACTIONS ON EDUCATION, VOL. 47, NO. 4, NOVEMBER 2004.
- Alice Wang Benton H. Calhoun Anantha P. Chandrakasan "Sub-threshold Design for Ultra Low-Power Systems "SERIES ON INTEGRATED CIRCUITS AND SYSTEMS
- Zhiyu Liu and Volkan Kursun "Characterization of a Novel Nine-Transistor SRAM Cell" IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 4, APRIL 2008.
- ''Sense Amplifier for SRAM'' by Professor: Der-Chen Huang
- Neil H. E. Weste David Harries Ayan Banerjee "CMOS VLSI Design" Third edition.
- Cadence® Virtuoso® Spectre® Circuit Simulator, 2009.