A Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol With Self Reset Logic & Multiple Reset
|
10.5120/518-837 |
M.Santhi, Arun Kumar S, Praveen G S Kalish, Siddharth Sarangan and G Lakshminarayanan. Article: A Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol with Self Reset Logic & Multiple Reset. International Journal of Computer Applications 1(28):17–21, February 2010. Published By Foundation of Computer Science. BibTeX
@article{key:article,
author = {M.Santhi and Arun Kumar S and G S Praveen Kalish and Siddharth Sarangan and G Lakshminarayanan},
title = {Article: A Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol with Self Reset Logic & Multiple Reset},
journal = {International Journal of Computer Applications},
year = {2010},
volume = {1},
number = {28},
pages = {17--21},
month = {February},
note = {Published By Foundation of Computer Science}
}
Abstract
This paper presents a novel pseudo 4 phase dual rail protocol with self reset logic suited for high speed asynchronous applications. The traditional 4 phase dual rail requires the input to be of alternating valid and empty cycles. However the proposed pseudo 4 phase involves continuous stream of valid data without a separate empty cycle. The empty phase is generated internally so that the next valid data can be processed. Also self reset logic for dual rail protocol has been proposed in which the combinational blocks resets itself whenever its evaluation phase is completed and the data is latched at the pipeline register. The concept of multiple reset i.e. resetting each of the gates in the combinational block between any two pipeline registers simultaneously has been introduced reducing the reset phase and hence increasing the throughput rate. An asynchronous 8 bit pipelined carry propagate adder was implemented in .18 um technology. The reset phase has reduced by 63.25% and 47.63% compared to the design without self and multiple reset for logic depth of three and two respectively. The results show that the reset phase varies inversely with the logic depth for the proposed design.
Reference
-
[1] M. B. Josephs, S. M. Nowick, and C. H. K. van Berkel, “Modeling and design of asynchronous circuits,” Proc. IEEE, vol. 87, no. 2, pp. 234–242, Feb. 1999.
[2] C. L. Seitz, “System timing,” in Introduction to VLSI Systems, C. A. Mead and L. A. Conway, Eds. Reading, MA: Addison-Wesley, 1980, ch. 7.
[3] Amitava Mitra William F. McLaughlin Steven M. Nowick Efficient Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07) 0-7695-2771-X/07
[4] W. Hwang et al, “Implementation of a Self-Resetting CMOS 64-Bit Parallel Adder with Enhanced Testability,” IEEE Journal of Solid-State Circuits, Vol. 34, No.8, pp. 1108-1117, August 1999
[5] A. E. Dooply and K. Y. Yun, “Optimal Clocking and Enhanced Testability for High-Performance Self-Resetting Domino Pipelines,” Proceedings, 20th Conf. on Advanced Research in VLSI, pp. 200-214, 1999.
[6] Abdel Ejnioui and Abdelhalim Alsharqawi, “Pipeline Design Base on Self Resetting State Logic”,Proceedings of IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI’04), 2004 IEEE
[7] J. Sparsø and S. Furber (eds), “Principles of asynchronous circuit design - A systems perspective”, Kluwer Academic Publishers, 2001 (ISBN 0-7923-7613-7)
[8] W. Liu, T. Gray, D. Fan, W. J. Farlow, T. A. Hughes, and R. K. Cavin,“A250-MHzwave pipelined adder in 2-_mCMOS,” IEEE J. Solid-StateCircuits, vol. 29, no. 9, pp. 1117–1128, Sep. 1994.
